Hygon C86-7490 CPU Features Up To 64 “AMD Zen” Cores, Dual IO Dies & Features 12-Channel DDR5 Support on SP5 Socket

Hygon's C86-7490 CPUs based on the Dhyana x86 IP (AMD Zen) now offer up to 64 cores & support on the SP5 platform.

Hygon Boosts C86 Dhyana CPUs With 64 "AMD Zen" Cores, SP5 Platform Support, & Expanded IO With Dual Dies

Hygon's Dhyana CPUs are based on the Zen core IP from AMD but feature certain modifications for the Chinese server segment. The whole process is a joint venture between AMD, HMC, Hygon, and Global Foundries who design these chips to meet China's domestic demand. So far, the Hygon CPU lineup has featured up to 32 cores based on the first-generation Zen core IP but the newest family will shake things up.

Related Story AMD Ryzen 9 9950X & Ryzen 9 9900X Now Available, High-End Zen 5 With 16 Cores For $649 & 12 Cores For $499

It is revealed that Hygon has already started offering its C86-7490 and C86-7390 CPUs based on a customized Zen 1 core very similar to Zen+. The first-generation Zen core architecture maxed out at 32 cores and 64 threads but Hygon's latest offering maxes out at 64 cores and 128 threads. The CPU is listed as part of HygonGenuine "Family 24 Model 4 Stepping 1" which refers to the first gen Zen core architecture.

While the exact specifications besides core counts aren't mentioned for the chip, @Olrak29_ has laid out what the chip offers. The Hygon Dyhana C86-7490 CPU is composed of four 16 Core CCDs which make up 64 cores and 128 threads. The chip also packs two IO dies whereas the original Zen and Zen+ EPYC CPUs only featured a single IOD.

The CPU also features support on the SP5 socket which could explain how it can incorporate two IO dies instead of one. The SP5 package is a tad bit larger than the SP3 sockets and there's extra space on the package since only four CCDs are on the entire chip.

Being based on the SP5 socket also means that the Hygon C86 series CPUs support up to 12 DDR5 memory channels. DDR5 support is also another added feature versus the original Zen EPYC chips which were limited to DDR4 standards.

Overall, this