AMD EPYC 9755 CPU Spotted: 128 “Zen 5” CPU Cores, 256 Threads, Up To 4.1 GHz Clocks & 650 MB of Cache

AMD's next-gen EPYC Turin CPU, the 9755, featuring an incredible 128 cores and 256 threads with a massive pool of cache has been spotted.

AMD EPYC 9755 "Turin" CPU Features 33% More High-Performance Cores Based on Zen 5 Architecture, A Huge Chunk of Cache

AMD's upcoming 5th Gen EPYC CPUs, codenamed Turin, are going to take core counts to the extreme. With up to 128 cores with the classic Zen 5 architecture and up to 192 cores with the density-optimized Zen 5C architecture. Both of these chips will go on to power the next-gen of data centers, offering big uplifts in performance.

Related Story AMD Ryzen 9 9900X Early Gaming Tests Leaked By YouTuber, Slightly Behind Ryzen 7 7800X3D, Lower Power & Temperatures

While we have previously covered the full lineup along with actual engineering samples, it looks like one ES chip has been spotted by HXL (@9550pro) and well, it's a beast, to say the least. An alleged 64-core EPYC Turin CPU also leaked out a while ago with its performance benchmarks which you can see here. What you're looking at is the AMD EPYC 9755, one of the many SKUs within the Turin family.

This chip features 128 cores and 256 threads. You can see that the task manager is filled with columns upon columns of threads. Other details revealed by the source are 2.70 GHz base clocks and 4.10 GHz boost clock speeds. Now it is not mentioned if these are the final clocks but the current 4th Gen flagship, EPYC 9654, boosts up to 3.7 GHz so 4.10 GHz clock speeds are quite the uplift.

The other interesting aspect of this leaked CPU is that the AMD EPYC 9755 features a huge pool of cache. We are talking 512 MB or 1 GB of L3, 128 MB of L2, and 10 MB of L1 cache. This gives us a combined total of 650 MB of cache. The current EPYC 9654 CPU features just 384 MB of L3 cache and 96 MB of L2 cache.

We know that AMD's EPYC Turin "Zen 5" SKUs are composed of up to 16 CCDs while the "Zen 5C" SKUs are equipped with 8 CCDs. That would mean that each CCD packs 8 cores (16x8) and each